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of low frequency flicker noise are mobility f!uctuations  and number fluctuations  due to 
surface states. Our experiments on NMOS noise measurements were done for both the 
subthreshold and the saturation regions of operation for both long channel (5  Jlm)  and 
short channel (as small as  0.6 Jlm)  NMOS transistors. The results suggest that for both 
types that in the saturation region, the flicker noise is due to the surface state effect and 
the  noise  equations,  NLEV  = 2  and  3,  in  SPICE,  HSPICE  and  PSPICE  are  most 
appropriate. For short channel devices, due to the effects of velocity saturation and the 
resulting non-linear transconductance (gm) variation with gate bias voltage, the input-
referred voltage noise increases as  the gate-source voltage increases instead of staying 
constant  as  it  does  for  long  channel  devices.  In the  subthreshold  region,  the  input-
referred voltage noise decreases drastically as the gate-source voltage increases for both 
long  channel  and  short  channel  NMOS  devices.  Simulations  have  been  done  using 
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in the literature is small. 
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I.  INTRODUCTION 
There  are  two  groups  of noise  sources,  device  noise  and  interference.  Device 
noise includes thermal, shot and flicker noise, while interference includes substrate and 
power supply noise. All these noise sources can up-convert into close-in phase noise by 
being introduced into oscillator circuits. 
Flicker noise  is  also  known as  1/j noise,  because the  noise  spectral  density  is 
inversely proportional  to  frequency.  It is  a major noise  source  in  silicon  MOSFET's, 
especially  in  the  low  frequency  range.  It places  a  lower limit  on  the  level  of signal 
detection and  spectral purity,  so  it  is  important  for  a circuit designer to  minimize this 
effect in order to improve circuit performance. As low power and low voltage electronic 
devices are becoming more and more popular, the effect of low frequency flicker noise 
becomes more and more important and it  is  more  difficult to provide enough dynamic 
range and better circuit performance. 
A large number of studies of  flicker noise in MOSFET's have been made over the 
period 1957 to  1998  [1]-[41], but there still is  no generally accepted model for both p-
and n-channel MOS transistors. 
Basically,  all the discussions can be divided into two kinds of thoughts  on the 
origin of 1/j  noise,  carrier density fluctuation  (due to surface states) model, also  called 2 
Mc  Whorter dN model, and mobility fluctuation (due to bulk effect) model, also called 
Hooge dll model. 
According to the first dN model, the flicker noise is caused by tunneling of free-
charge carriers into oxide traps close to the Si-Si02  interface, the input referred voltage 
noise will be independent of  the gate bias voltage and the magnitude of the noise spectra 
is proportional to the interface trap density.  Experimental data reveal that the slope II  of 
the 11fT! noise spectra varies from 0.7 to 1.2, instead of  the exact 1. 
According to  the  second dll model,  the  stochastic  nature  of carrier scattering 
events cause the low frequency noise, and it suggests a gate bias voltage dependence on 
the input-referred voltage noise. 
Inconsistent experiment results have been published for both NMOS and PMOS. 
Also, different models are introduced in different versions of SPICE (SPICE, HSPICE 
and PSPICE) for  11f noise of MOSFET's. For example, the HSPICE manual provides 
three different models for the drain current flicker noise and are designated by different 
model levels (0-3): 
ForNLEY=O 
ForNLEY= 1 
ForNLEY = 2 &  3 
Iflick 
2 = KF . Idrain AF /  (Cox· Lei· j) 
Iflick2 = KF . Idrain  AF /  (Cox· W . Leff· j) 
Iflick
2 




There are two parameters KF and AF where a range of  values for KF is suggested 
as being from 10-
19 to 10-
25 
y2 F. The units here are even not consistent with some of  the 
equations.  There  is  also  no  suggestion  as  to  which equation  is  more  appropriate  for 
NMOS  and  PMOS,  and under what  kind  of condition  it  is  appropriate  to  use,  long 
channel or short channel devices, saturation region or subthreshold region. 3 
Voltage-controlled oscillators (VCO) are  an  integral part of phase-locked loops 
(PLL) used in clock recovery circuits and frequency synthesizers. Besides resonant RLC 
oscillators used in RF circuits, inductorless ring oscillators have demonstrated potential in 
high speed phase locked systems. In both cases actual oscillators exhibit skirts around the 
center frequency due to the modulation of  the oscillation by not only white noise but also 
1/f noise.  The  demand  for  more  available  channels  in  the  wireless  communication 
applications, such as mobile cell phones, has imposed more stringent requirements on the 
phase noise of local  oscillators  (LO).  Phase noise,  in the guise of jitter in the  digital 
world, limits the immunity of the receiver's LO against nearby interference signals. And 
phase noise in the transmitter LO can overwhelm nearby weak channels. Therefore it is 
very important to research the phase noise effects on oscillators. 
The  study  of phase  noise  in  CMOS  oscillators  has  been  investigated  both 
theoretically  and  experimentally  [42]-[46].  Razavi  [42]  also  showed  some  SPICE 
simulation  of oscillators  by  injecting  a  white  noise  and/or  sinusoidal  current  noise. 
Unfortunately, he found that in his  simulation, the magnitude of the sidebands did not 
directly scale with the magnitude of  the injected noise. 
A general theory of phase noise in electrical oscillators has been proposed by A. 
Hajimiri and T.  H. Lee [43]. It predicts the existence of 11 f3, 11 f2, and flat regions for 
the phase spectrum quantitatively by the following expressions: 
PsBc{Lleo}  =  10 . log {In· Cn / (4· qrnax·  Lleo)}2  (4) 
L {Lleo} = 10 . log {[Cm/ / qrnax
2
]  • Wn
2/Llj) / (4· eo
2
)]}  (5) 





2/!if) / (8 ·Lleo
2
)] • [ffiJ/j/Lleo]}  (6) 4 
Where (4) is the general equation for the sideband power relative to the carrier, (5) and 
(6) are the equations derived from (4) for the phase noise sideband power spectral density 
(PSD) in the 11/2 and 11/
3 regions respectively. It shows that the 11/
3 portion is due to 
the low frequency flicker noise, while the 11/2 portion is due to the white noise. 
In this paper, the research was divided into two parts to be illustrated. In the first 
part,  Section  II,  we  try  to  ascertain  which  model  is  most  appropriate  for  NMOS 
transistors (both long channel and short channel) under both subthreshold and saturation 
operating conditions. The sub-Section ILA explains how we experimentally measure the 
flicker noise and process the data by using fast Fourier transform (FFT). The sub-Section 
II.B  shows how we try to match the experimental results for the flicker noise by doing 
SPICE  simulation,  including  both  HSPICE  and  PSPICE,  by  using  different  device 
models and noise models. The sub-Section ILC gives the results and discussions. 
In the second part of  the research, Section III, we do the phase noise research in a 
2-GHz CMOS LC  oscillator.  First,  we  apply a time  variant noise,  which simulates the 
flicker noise, to a cross-coupled CMOS LC voltage controlled oscillator. The sub-Section 
lILA  explains  the  procedure  to  simulate  the  random-phase  flicker  noise  by  using 
MA  TLAB based on the experimental results and HSPICE noise models. The sub-Section 
m.B shows  the  HSPICE  simulation  of the  phase  noise  effect  on  a  LC  oscillator by 
introducing flicker noise  into the oscillator circuit.  The simulation results of the phase 
noise sideband PSD in the LC oscillator is compared to published results. We conclude 
with a demonstration of how the  simulation method can be used to  quantify the  phase 
noise in LC oscillators. The sub-Section III.C gives a summary of  the simulation process 
and results. 5 
II.  LOW FREQUENCY FLICKER NOISE IN N-MOSFET'S 
The work is initially addressed at large micron size NMOS devices (5-um channel 
length) experimentally and by simulation in saturation region, then moved on to the more 
difficult  problems  of sub-micron  devices  (0.6-um  and  l.2-um  channel  length)  and 
subthreshold models. 
A. n-MOSFET NOISE MEASUREMENT 
Two kinds of approaches are used to determine the n-MOSFET's low frequency 
nOIse.  One  is  an  automated  measurement,  which  measures  the  amplified  differential 
NMOS drain voltage variation over a time period, and then uses a fast Fourier transform 
(FFT) to process the experimental data and get the desired noise (drain current noise and 
input-referred voltage noise) in the frequency  domain.  Fig.  2.1  shows the schematic of 
the automated noise measurement system for NMOS transistors. The NMOS transistor is 
connected upside down with negative power supplies to its gate (Vgg) and source (Vss). 
This serves to reduce any power supply noise effect at the drain node. The voltage drop 
across  the  drain  resistor,  Rd,  is  measured  by  a  voltmeter.  Thus,  the  small-signal 
transconductance used in the calculation of input-referred noise can be calculated from 
measurements of drain current variations with gate-to-source voltage. The amplifiers are 
made from commercially available Ie operational amplifiers. A first order filter is used to 
amplify the weak noise signal, which provides a gain of 45 with cutoff frequency of 21 
kHz. A Tektronix DM 5010 Programmable Digital Multimeter (DMM) is used to sample 6 
the experimental data in time domain. Because the sampling frequency of DMM is only 
26 Hz, a fourth  order Butterworth filter with gain of 2  is  designed to lower the signal 
comer frequency from 21  kHz to 4.2  Hz. Thus the total system can measure the flicker 
noise at  frequencies  below 4.2 Hz and has a total gain of 90.  The system background 
noise is  measured by replacing the NMOS transistor with a resistor that has about same 
DC resistance as the transistor. 







C2  C4 
R7  R8 
(3) 
Figure 2.1. Schematic of  automated NMOS noise measurement setup. 
(1) NMOS transistor under test; (2) 1
5t order filter, Gain = 45,jc = 21  kHz; 
(3) 4th order Butterworth filter, Gain = 2,fc = 4.2 Hz. 
The other is  an  analog measurement,  which using Princeton Applied Research 
Model 184  Current Sensitive Preamplifier as a frequency selective RMS voltmeter. The ----------------------
7 
transistor setup  is  same  as  the  one  used previously in the  automated setup.  The  drain 
current  noise  can  be  directly  measured  at  a  particular  frequency.  The  input-referred 
voltage noise can be obtained in the same way as in the automated method, by calculating 
the transconductance, gm, first. Due to power line frequency harmonics, the drain current 
noise at frequencies lower than 1 kHz can not be easily measured. 
The NMOS transistors to be measured are:  (i) long channel transistors with W = 
120  ~m, L = 5  ~m, VTO  = 1.4  V and TOX = 1050  A;  (ii)  short channel transistors, 
including 1.2 ~m  ones with W = 30.8  ~m, L = 1.2  ~m, VTO = 0.7 V and TOX = 100 A, 
and 0.6 ~m  ones with W = 30.8 ~m, L = 0.6 ~m,  VTO = 0.7 V and TOX = 100 A. 
B.  n-MOSFET NOISE SIMULATION 
Device model levels,  level  3,  BSIM3.2 (i.e.,  level 6 in PSPICE and level 47  in 
HSPICE) and BSIM 3.3  (i.e., level 7 in PSPICE and level 49 in HSPICE) are tried for 
long  channel  and  short  channel  devices  respectively  to  fit  their  experimental  DC 
characteristics,  including  the  drain  current,  Ids,  and  the  transconductance,  gm.  The 
parameters  in  the  models,  such  as  the  oxide  thickness,  TOX,  and  the  intrinsic 
transconductance parameter, KP,  are  adjusted for  the best match.  Once the appropriate 
model  is  found  for  each  individual  device,  the  noise  characteristics  can be  simulated 
according to the noise experimental results using the appropriate noise equation selector 
(NLEV, or NOIMOD), flicker noise exponent (AF) and coefficient (KF) in SPICE (see 
Table 2.1  for details about the device models and noise models, also see the Appendix 
part of  this thesis). Simulation 
Tools 
Table 2.1  NMOSFET noise simulation 
HSPICE  PSPICE 
8 
SPICE  Leve13  Level 3 (noise model default: 
Device  1eve13  (noise model default: NLEV = 2)  NLEV = 2) 
BSIM  Leve147  Level 6 (noise model default: 




BSIM  Leve149  Level 7 (noise model default: 
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Same as left 
Same as above 
noimod = 1 (default): 
- KF-I  AF  I  2  _  tis  (I) 
nd  - C  _ L  2  _ lef 
ox  ejJ 
noimod = 2 (2): 
Note: (1): According to our data, we believe that this expression should be NLEV=2 &3; 
(2): The noimod = 2 noise model is as following from BSIM3.3 manual: 
Noic  2  2  ~mI  tisMc/m  Noia + Noib - NI + Noic - NI2 
+--{N  -N )}+  ------~------'--
2  0  I  W  L  21ef  _108  (N +  2 x 1014 )2  eff  eff  I 9 
C.  RESULTS AND DISCUSSIONS 
Both long channel (L = 5.0  ~m) and short channel devices (L = 1.2  ~m  and 0.6 
~m)  have been measured in both the saturation and the subthreshold regions of  operation. 
An example of  the Digital Multimeter output in time domain is shown as Fig. 2.2, 
the measurement is done with 5-~m  NMOS transistors with Vss = -12 V and Vgs = 4 V 
in the saturation region (V  gs > Vt). 
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Figure 2.2. Digital Multimeter output voltage in time domain. 
NMOS: W =  120 urn, L = 5.0 ~m, Vss = -12 V, Vgs = 4 V. 
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Fig. 2.3 shows the corresponding power spectral density (PSD) of  the measured 5-
J..lm  NMOS input-referred voltage noise after a FFT. The flicker noise exponent, AF,  is 
close to 1.0. This figure also shows the noise measured by analog techniques at 1 kHz for 
the  5-J..lm  device  at  the  same  condition,  and the  1-kHz-noise  for  1.2-J..lm  and  0.6-J..lm 
NMOS  devices  under the  saturation  condition with Vss  =  -5  V,  Vgs  =  2.5  V.  The 
extrapolation at  I-kHz of the automated measured 1if  noise fits  well with the measured 
noise at I-kHz by analog techniques for the 5-J..lm NMOS transistor. 
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Figure 2.3. Power spectral density (PSD) of  measured NMOS input-referred noise. 
(i)  5-J..lm devices: Vss = -12 V and Vgs = 4 V. 
(ii)  0.6-J..lm devices: Vss = -5 V and Vgs = 2.5 V. 
(iii)  1.2-J..lm devices: Vss = -5 V and Vgs = 2.5 V. 
1000 11 
The SPICE simulations show that the device model level 3 is the most appropriate 
for the long channel 5-um transistors (see Fig. 2.4), while level 7 in PSPICE, i.e., BSIM 
3.3  is  the most appropriate to model the DC characteristics of the short channel devices 
(shown in Fig. 2.5 for 0.6-um NMOS only). The parameters used are: TOX = 1050 A and 
KP = 22 J..lAN2 for 5-J..lm NMOS devices; and TOX = 95 A and KP = 50 IlAN
2  for both 
1.2-J..lm  and 0.6-J..lm  NMOS  devices.  As  we  will  see  later,  the measured input-referred 
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Figure 2.4. Measured and simulated DC characteristics of  the 5-um NMOS transistors. 
SPICE level 3 to simulate when TOX = 1050 A and KP = 22J..lAN2. 12 
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Figure 2.5. Measured and simulated DC characteristics of the 0.6-um NMOS transistors. 
PSPICE level 7 (BSIM 3.3) to simulate when TOX = 95 A and KP = 50 JlAN
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Thus, the measured noise results have been compared to the surface state model 
for noise in SPICE, NLEY = 3 with AF =1, using the device model level 3 for the long 
channel, 5-Jlm devices, and the BSIM3.3 (level 7 in PSPICE) for the short channel, 1.2-
Jlm and 0.6-Jlm devices. The KF value is 1.05e-23 y2 F for the 5-Jlm NMOS devices, and 
1.0e-24 V
2 F for the 1.2-Jlm and 0.6-Jlm NMOS devices. 
Fig.  2.6  shows  the  simulated and  measured NMOS mean square  drain  current 
noise versus absolute gate-source voltage in the saturation region for L = 5.0 Jlm,  1.2 Jlm 
and 0.6  Jlm  respectively at frequency  of 1.0  Hz.  It shows that the  shorter the  NMOS 
transistor channel, the larger the mean square drain current noise. The slopes of all these 13 
three  treadlines  are  close to 2,  which demonstrate that the  mean square  drain  current 
nOise  (Ind2) is proportional to the square of  the absolute gate voltage (Vgs), that is, 
But from the measured data in this figure, we can not conclude which model is the 
most  appropriate  because  all  the  equations,  Eqn.  I,  Eqn.  2  and  Eqn.  3,  show  this 
relationship  if we  set  AF  equals  to  I,  due  to  the  relationships  of drain  current,  Ids, 






.5  1,OE-17 
c 
(I)  ...  ... 
::l 
~ 1.0E-18 
'co  ... 
a 
1.0E-19 
::::::  KF =  1.0e-24 V
2"F  ::: :::::::::  ~:::::::: :::j:::: ::: ::t :::::: j:.::::  ~::.: :::::::::: ::: 
,  ...  .  .  . 
I  .,.  •  •  • 
.....  2  ...............  .. 
KF =  1.0e-24 V *F  : 
::::::::::,:::::: 
:::::::'-:-:::~::""':::-:-:::""':::-:-::::-:-::::-:-::::-:-::::-:-::::-:-:::r.-::::-:-:::c:-':::::::::::::!::::::  ......................................................  _- .. 
......  __ ... __ ................  _-;-_. __ ... _--- .....  :"._--- ·  .  "" ................................................... ~ .............................. ":" ........ ..  ·  .  ·  . 
~~ ~~  ~~  ~  ~ ~~  ~  ~  ~~ ~  ~ ~~  ~ ~  ~~ ~ ~ ~  ~~ ~ i  g  ~ ~~~  ~~  ~~  ~  ~ ~~  ~ ~  i~~  ~  ~  ~~  ............................................  _ .............  .  .......  I  .... ·' ...... ·· ...... ··, .... .. 
...................................................  0, 
.. ...  ' ................  'e ..........  ' ............  ~ .........  '  ..  .. 
o L =  Sum (level 3) 
•  L = 5um (measured) 
.: .  ". 
~  L =  1  ~2um (PSPICE level 7)  ..... 
"  L = 1.2um (measured) 
o L =  O.6um (PSPICE level 7)  ..  ' 
•  L =  0.6um (measured)  :::::::1  f;;; 1.0 Hz  :::::j::::::::::::::::j:::::: 
1.0E-20 +-----====-~.---..:....  -~:::::::=:::::::::==::::::::======~ 
1  Vgs (V) 
Figure 2.6. Simulated and measured NMOS drain current noise 
versus absolute gate-source voltage in the saturation region. 
L = 5.0 !lm, 1.2 !lm and 0.6 !lm respectively.f= 1 Hz. 
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Fig.  2.7 shows the corresponding simulated and measured NMOS input-referred 
voltage noise in the saturation region. 
For the simple case of  5-um-Iong channel devices, from the measured data in Fig. 
2.7,  we can see  that  the  surface  states  model,  Eqn.  3  (NLEV =  2  or 3)  is  the  most 
appropriate since the input referred voltage noise is independent of  the gate bias voltage. 
That may be because that for the long channel NMOS devices, the transconductance, gm, 
is a linear function of gate voltage, V gs, in the saturation region, and so the input referred 
noise stays constant. 
So, from Eqn. 3, we can have 
KF 
For the O.6-um  and  1.2um-short channel devices,  however,  from  the measured 
data  in Fig.  2.7,  we  can not see clearly whether the  surface  states  model still applies 
because the input referred voltage noise increases when increasing the gate bias voltage. 
But the simulation using PSPICE level 7 tells us that the surface states model does still 
apply.  In  fact,  the  simulation results  in  both Fig.  2.6  and  Fig.  2.7,  from  level  3  and 
PSPICE level 7 for the long channel and short channel devices respectively, match very 
well to the experimentally measured data.  This suggest that for both long channel and 
short  channel  NMOS  devices,  the  flicker  noise  is  originated  from  the  carrier density 
fluctuation, i.e., the surface states ~N  model. - N  ::c 
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Figure 2.7. Simulated and measured NMOS input-referred voltage noise 
versus absolute gate-source voltage in the saturation region. 
L = 5.0 f.l1I1,  1.2 f.l1I1 and 0.6 Jlm respective1y.j= 1 Hz. 
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The reason for that in the short channel NMOS devices, the input referred voltage 
noise shows the dependence on the gate bias voltage may be because that,  due to the 
velocity  saturation of carriers  in the  channel,  the transconductance  does  not  increase 
linearly with gate voltage bias [17]. 
Considering  the  presence  of velocity  saturation  effects,  the  drain  current  of 
MOSFET working in situation region is: 
I  flCox  w (V  V )  2 
DS =  2[1+8(VGs-V t)]L  GS  - t 16 
where e  = 11  L~c, (~c, electric field) and has the dimension V -I.  It can be shown that the 
transconductance under short channel effects is: 
J.1C ox  W  2(VGS  - Vt )  + e(vGS  - Vt )2 
2  L  [1 + e(vGS  - Vt )]2 
So, the transconductance, gm, is no longer linear with the gate voltage, V  gs. 
Fig.  8  shows  the  transconductance  characteristics  obtained  by  analytical 
calculation from  the  above  equation,  by PSPICE  level  7  simulation and  experimental 
measurement for O.6um-NMOS devices over a range of  gate bias. 
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Figure 2.8. Short channel effects on O.6um-NMOSFET transconductance. 17 
This Fig. 2.8 demonstrates that the transconductances increase more slowly with 
increasing gate bias. This non-linearity of the transconductance causes the input referred 
voltage noise at  the gate to  increase with increasing gate bias in the saturation region. 
There appears to be an error in the HSPICE BSIM 3.3  (level 49) noise model, for input 
referred  noise  voltage.  It appears  to  be  calculated  using  a  transconductance  which 
changes linearly with gate voltage even for submicron devices. 
Fig.  2.9  and Fig. 2.10 show that the HSPICE BSIM 3.2 (level 47) and PSPICE 
BSIM 3.2 (level 6) give almost the same results as that of the HSPICE BSIM 3.3  (level 
49).  Although  they  can  approximately  simulate  the  drain  current  noises  close  to  the 
measured  ones  as  shown  in  Fig.  2.9,  they  can  not  show  that  the  input  referred  gate 
voltage noise increases proportionally when increasing gate bias as shown in Fig. 2.10. 
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Figure 2.9. Different SPICE models used to simulated the drain current noise 
for the 0.6-um short channel NMOS transistors in the saturation region. f = 1 Hz. 1.0E-10 
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Figure 2.10. Different SPICE models used to simulated the input-referred voltage noise 
for the 0.6-um short channel NMOS transistors in the saturation region. f= 1 Hz. 
18 
Fig. 2.11  shows some analog measurements of  the input-referred voltage noise of 
NMOS  transistors  (L = 1.2 f..lm)  at  1kHz in saturation region to determine the channel 
width effect.  The tendency of noise to decrease with width,  W,  is  consistent with the 
NLEV=3 or surface states model. 
So, in conclusion, for NMOS devices in saturation region, the flicker noise is due 
to  the  number fluctuation,  Eqn.  3  seems  to  be  the  most appropriate  noise  model  to 
simulate the flicker noise for both long channel and short channel devices. 
When in the subthreshold region (also called weak inversion), the gate potential 
applied in MOSFET (Vgs) is less than the threshold voltage (Vt), the channel charge and 
the  depletion  region charge in the MOSFET device are both affected by the applied gate ........ 
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Figure 2.11. Analog measured 1.2-j..lm NMOS noise to determine channel width effect. 
W = 30.8 J.illl and W = 2 * 30.8 j..lm, at 1KHz in saturation region. 
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voltage  [17].  The  MOSFET  transistor  can  thus  work  similar  to  a  bipolar  transistor 
because the electrons in the n  + source region of an NMOS transistor can sunnount the 
potential barrier to the p-type substrate and get into the channel region. Its characteristics 
can be defmed as: 
So, the transconductance, gm, is an exponential function of gate voltage, V  gs, in 
subthreshold region, this will affect the input referred voltage noise a lot. 20 
Fig.  2.12  shows the  simulated and measured NMOS drain current noise  versus 
absolute gate-source voltage in the subthreshold region for L = 5.0 11m,  1.2 11m and 0.6 
11m  respectively.  Fig.  2.13  shows  the  corresponding  simulated  and  measured NMOS 
input-referred voltage noise in the subthreshold region.  The input referred voltage noise 
at  the  gate  increases  sharply  as  the  gate  voltage  decreases  drastically  since  the 
transconductance, gm, is an exponential function of gate voltage in subthreshold region. 
The  level  3 model  does  not have  an appropriate subthreshold model for  long  channel 
transistors, and the BSIM3.3 model also does not work for long channel devices, so no 
simulation can be done for 5-l1m  long channel devices.  The BSIM 3.3  noise model in 
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Figure 2.12. Simulated and measured NMOS drain current noise 
versus absolute gate-source voltage in the subthreshold region. 
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Figure 2.13. Simulated and measured NMOS input-referred voltage noise 
versus absolute gate-source voltage in the subthreshold region. 
L = 5.0 J..lm,  1.2 J..lm and 0.6 J..lm respectively.j  = 1 Hz. 
10.00 
21 
In  conclusion,  for  NMOS  devices  in  subthreshold  regIOn,  the  input  referred 
voltage noise is  larger than that of saturation region, and it decreases drastically when 
increasing the gate bias voltage. It seems that Eqn. 3 (NLEV=2 or 3) can still predict the 
noise tendency well for the short channel NMOS devices. 
Fig. 2.14 and Fig. 2.15 give a summary of the results for both the input referred 
mean square noise voltage at the gate and the mean square drain current noise for both 
regions of operation and both types of devices.  BSIM 3.3 here in both figures refers to 
PSPICE level 7. N  :c 
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Figure 2.14. Summary of  simulated and measured NMOS drain current noise 
versus absolute gate-source voltage from subthreshold to saturation region. 
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Figure 2.15. Summary of  simulated and measured NMOS input-referred voltage 
noise versus absolute gate-source voltage from subthreshold to saturation region. 
L = 5.0 11m,  1.2 11m and 0.6 11m respectively.f = 1 Hz. 
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III.  PHASE NOISE ON A 2-GHz CMOS LC OSCILLATOR 
Most noise modeling in SPICE and other circuit simulators is accomplished only 
by using  linearized AC models.  The time varying nature of oscillators and large non-
linearity's  have  precluded  any  meaningful  application  of techniques  based  on  linear 
approximations, the simulations must be performed in the time domain. In this work we 
generate a pseudo-random noise with a  1/f  power distribution and then sample this and 
inject  it  into  SPICE  as  a  piecewise linear waveform (PL  W)  in the  time  domain.  An 
oscillator with this lIf  noise source is simulated in the time domain and a large number of 
points  sampled  in  the  time  domain.  This  is  then  used  to  compute  the  fast  Fourier 
transform (FFT) and find the spectra of the up  converted phase noise in the oscillator in 
the  frequency  domain.  The  simulation  results  are  compared  to  the  published 
experimentally measured data. 
A.  SIMULATION OF RANDOM-PHASE FLICKER NOISE 
Based on our experimental results in Section II, we have found that for NMOS 
devices, the best model is obtained with NLEV = 2 or 3 and with AF = 1.  We use then 
Eqn. 3 where NLEV = 2 or 3 and MA  TLAB to get the different values of flicker noise in 
a range of frequencies with a step frequency, Is.  A larger than practical KF value can be 
used in MA  TLAB to accentuate the effects. This KF value is used for simulation of the 
current flicker noise, Iflick.  The actual KF value representative of our simulated noise will 
be obtained after sampling the random-phase  flicker  noise,  I  flick , ,  in time  domain and .-----------------
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using a fast Fourier transform (FFT).  After obtaining the values of current flicker noise, 
Iflick  (AI  Hz"),  from  Eqn.6,  we  then  calculate  the  amplitudes  of current  components 
associated with this, lamp (A), by multiplying by the square root of/so 
({;)'Iz  lamp = lflick . V s 
An ideal sinusoidal current signal can then be expressed as 
lnd(i) = lamp(i) . sin[27t -I(i) t + <I>(i)] 
(7) 
(8) 
Where <I>(i)  is  the random phase, /  is  frequency,  i is  the index of the  frequency,  which 
changes from 1 to the end of  the frequency range used in the simulation. 
The "rand"  function  in MA  TLAB  is  used to  create  a pseudo-random  <I>(i),  by 
using  randomly  created internal  data  in the  computer.  Then all  the  individual  current 
components, lnd(i), are summed together to get the random-phase flicker noise, I  flick ,  , in 
the defined frequency range. 
lflick' = L lnd(i),  i = range of  the frequencies  (9) 
Fig.  3.1  is the simulation result for the flicker noise,  lflick  , using K.F  = 1.0e-13 
y
2'F,  and  using  HSPICE  NLEY  =  2  &  3  or  Eqn.  (3)  with  AF  =  1.  The  physical 
parameters for the NMOS transistors are: W = 400 ~m, L = 0.7  ~m,  tox = 0.020 ~m. The 
transconductance, gm, is 0.3 mAl Y according to our experiments. 
Fig. 3.2 shows the amplitude of the current, lamp, with different frequencies.  In 
our simulation, the range of/is from 10 MHz to 1000 MHz with steps of 10 MHz (i.e.fs 
= 10 MHz). 1.0E-13 
- N  ::r:  1,OE-14 
~  -
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Fig.  3.3  shows  the  sum of the individual  current  components to  represent the 
flicker noise,  Iflick'. The time domain is shown in steps of 100 ps for a total of 0.1  Ils in 
the simulation.  This Iflick'  signal is  then sampled in steps of 100  ps  again in the time 
domain and transfonned to the frequency domain by FFT. 
The  result  of FFT  is  plotted  as  Fig.  3.4,  to  get  the  actual  value  of KF 
corresponding to the random-phase flicker noise. According to Eqn.3 and because Iflick in 
Eqn.3  represents  the peak amplitude,  hence,  Iflick
2  12  = in
2  1 !1f is  the  power spectral 
density. The actual KF value obtained for the simulated noise in Fig. 3.4 was KF= 1.0e-
13  V
2'F, which is  very close to  or the same as  the KF  value used in the beginning to 
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Figure 3.2. Calculated amplitude of  sine waves when KF = 1.0e-13  (y2·F). 
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Figure 3.3. Sum of sine waves with random phase when KF = 1.0e-13 (y2·F). 1.0E-14 
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Figure 3.4. Power spectral density of  the sum of  sine waves with 
random phase, The original KF value is KF= 1.0e-13 (y
2'F). 
B. SIMULATION OF PHASE NOISE EFFECTS ON LC OSCILLATOR 
1000 
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A low phase noise cross-coupled LC CMOS YCO shown in Fig.  3,5  similar to 
that in reference [44]  has been simulated, All of the dimensions are shown in the figure. 
The random-phase flicker noise, I  flick' , is injected into the signal path as a piecewise linear 
wavefonn at the drain of  one of  the differential pairs, here it is M2 an NMOS transistor. 
The  internal FFT function in HSPICE is  used to compute the  FFT of HSPICE 
simulation output in the time domain.  To get the sharpest and best figure,  a Blackman-
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Five different  conditions of random-phase  flicker  noise,  including  one  without 
added noise,  are  applied to the LC  oscillator.  These correspond to  five  different KF 
values. Fig.3.6 shows these HSPICE simulation results.  The carrier frequency of the LC 
oscillator is 2.0 GHz. When there is no added phase noise, there are sideband harmonics 
with large peaks. As the added phase noise becomes larger due to larger KF values, these 
harmonics are gradually hidden, and the power in the output at frequencies where there 
are no harmonics becomes larger. This tendency is shown much more clearly in Fig. 3.7, 




~  _  -60 
::::s 
~ 







-140  .  .  ---------- --------- ---_. ":-- -----_. ------ ------_ ... ;---...  _.- -_. _.  _ ... ---_ .. ";. --- ---- ----- --_. -. -_. ---:  .  .  .  .  ..  . 
"  .  ..  .  ..  . 
-160+-------------~·------------~·------------_+------------_;· 
1.5  2 
Frequency (GHz) 
2.5 
Figure 3.6. Simulated output power spectra ofLC oscillator 
under different KF values,/o = 2.0 GHz. 
S 
:Eo 
li>  :;: 








-40  -_. ---.". -_.- . ------- --_ .. --- -------- .  .  . . . ....  .  .  .  .  . . ....  . 








-- ... -..... _------------------_  ..  ..  .  ....  ..  .  ..  .  ..  .  ..  .  .. ,-.  . 
.......  - ........  · .....  ,  · .....  -
.  . 
·  . . ....  ..  _ .', _ .....  '0" •.•. __ • ____ ..  ___ J. _  · . . ....  ..  · . . . . ..  ..  · . . . . . .  · .....  . 
•  •  ,  •• t. 
o  ••••••  · .....  . 
--:-·;·,·;-i-!-:·------j.----:-- · .....  .  · .....  .  · .....  .  · .....  . 
:  :  : ::::  --:. -; .  ~ .:. ; .:.; ..  -. -. -; ---.; . -
:  :  :  ::::  ::  ·  .  .  .  ·  .  .  . 
:  :  . ....  :: 
-120 +---~--~~~~~--~--~~.~.~.~  ..  ~.----~~~~~~----~~~~~~ 
3 
1.0E-20  1.0E-18  1.0E-16 
KF (V
2  * F) 
1.0E-14  1.0E-12 
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Fig. 3.8 shows the sideband phase noise power spectra for the five different KF 
values. The theory of conversion of flicker noise to phase fluctuations and phase-noise 
sidebands predicts a 11/
3 dependency for the phase noise spectrum [43]. The amplitude 
of low  frequency  flicker  noise  is  detennined by the  coefficient  Co  and  has all/  3 
dependence on the offset frequency.  In Fig. 3.8, we can see this theory is proven to be 
correct, and no 11/2 portion could be found in Fig. 3.8. 
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Figure 3.8. Simulated sideband power versus offset from 
the carrier with different KF values,/o = 2.0 GHz. 
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According to Eqn. 6, in the 11 /  3 portion of the phase noise spectrum, the phase 
noise sideband PSD can be simply related to the KF value by: 
L {4f} = 10 . log (CF . KF / !if3)  (10) 31 
where CF is the empirical coefficient. This follows since the KF value is proportional to 
the 11/  noise comer frequency,  CfJ]/ J. 
The simulation results in Fig.  3.8 show that for an offset frequency of 11/= 100 
MHz, when KF is 1.0e-13 y2·F, then L{100 MHz} = -97.9 dBclHz, which then yields CF 
= 1.6e27 from Eqn.  10.  At the same offset frequency, when KF is  I.le-17 y2·F, L{IOO 
MHz}  =  -139.8 dBc/Hz, which yields CF =  0.ge27 from Eqn.  10.  These two CF values 
are very close to each other, which verifies the empirical formula.  We can also see that 
the expected difference for the sideband power per unit frequency at a 100 MHz offset, 
L(100 MHz), using the two different KF  values, is 40.5 dBlHz.  The simulation results 
give 41.9 dBlHz for the difference, the error is only 1.4 dBlHz. 
Applying the average CF value,  1.3e27, and our experimental KF value,  1.0e-21 
y2·F, which was obtained for the 0.7-Jlm NMOS transistors from our measurements, then 
at an offset of 4f  = 600 kHz, Eqn.  10 predicts L {600 kHz}  = -112.2 dBclHz.  This is  in 
good agreement with a measured value of  -116 dBclHz, given in reference [44]. 
Fig.  3.9  shows  some  of the  measured and the  simulated sideband phase  noise 
power values. They match each other well if considering that in our simulation, only the 
flicker noise in the drain of the NMOS transistor is  injected, while the measured data 
comes from the whole CMOS LC  oscillator which include two more PMOS transistors. 
Our simulations are so shown to be able to predict the phase noise correctly. -80 
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Figure 3.9. Comparison of  the simulated sideband power 
with the measured sideband power,Jo = 2.0 GHz. 
C. RESULTS AND DISCUSSIONS 
32 
Flicker noise has been simulated as a sum of sine waves with different amplitudes 
and  random  phases  in  MA  TLAB,  which  is  shown  to  have  a  11 f  power  distribution 
characteristic after FFT.  The actual KF value corresponding to this sum of sine waves 
can then be made close to the experimental KF values. Inserting this flicker noise into a 
LC oscillator results in it being up-converted to phase noise. 
The HSPICE simulation results clearly show that the phase noise of the 2-GHz 
LC oscillator proportionally becomes large as  the KF value increases, and supports the 33 
empirical theory giving the 11 f  3 dependence for the phase noise spectrum, which is due 
to the up-converted 11 f flicker noise. 
The  phase  noise  sideband  power  spectral  density  predicted  by  simulation 
corresponds well with the measured noise value in the  literature where the  2-GHz LC 
oscillator has same structure if  considering that in our simulation, only the flicker noise in 
the drain of one of the two NMOS transistor is injected, while the measured data comes 
from the whole CMOS LC oscillator which includes two more PMOS transistors. 34 
IV.  CONCLUSION AND FUTURE WORK 
A. CONCLUSION FOR NMOSFET NOISE 
For long channel NMOS (L = 5 !lm) devices, the input-referred gate-voltage noise 
(Vng
2
)  is  independent of gate bias (Vgs),  which shows the  surface state model and the 
noise model (NLEV =  2 and 3) in SPICE is more appropriate.  SPICE device model level 
3 and noise model NLEV 2 &  3 can predict the long channel NMOS noise performance 
very well in saturation region, but not in subthreshold region, and also cannot be used to 
simulated the short channel NMOS noise performance. 
For short channel NMOS  devices (L  =  0.6  !lm and  1.2  !lm), the  input-referred 
gate-voltage  noise  (Vng
2
)  is  dependent  on  gate-source  voltage  (Vgs),  increasing 
proportionally as V  gs  increase, which is  due to the nonlinearity of the transconductance 
(gm) variation with gate bias. These devices can be modeled with the BSIM 3.3  device 
model (level = 7 in PSPICE) and the same noise model (NLEV = 2 and 3) in SPICE is 
also  appropriate.  BSIM  3.3  in  PSPICE  can  predict  the  short  channel  NMOS  noise 
performance in both the  saturation and the subthreshold region,  but does  not work for 
long  channel NMOS  devices.  There  appears to  be an error in the HSPICE  BSIM 3.3, 
level  49,  equations  for  input  referred  noise  voltage.  HSPICE  does  however  correctly 
model the mean square drain current noise. 
Flicker noise has been simulated as a sum of sine waves with different amplitudes 
and  random  phases  in  MA TLAB,  which  is  shown  to  have  a  11 f  power  distribution 
characteristic after FFT.  The actual KF  value corresponding to this sum of sine waves 35 
can then be made close to the experimental KF  values.  Inserting this flicker noise into a 
LC oscillator results in it being up-converted to phase noise. 
The HSPICE simulation results clearly show that the phase noise of the  2-GHz 
LC  oscillator proportionally becomes large as  the KF  value increases, and supports the 
empirical theory giving the 1//
3 dependence for the phase noise spectrum, which is due 
to the up-converted  11 /  flicker noise.  The phase noise sideband power spectral density 
predicted by simulation corresponds well with the measured noise value in the literature 
where the 2-GHz LC oscillator has same structure. 
Adoption of these techniques will allow the design of oscillators which minimize 
phase noise. 
B.  FUTURE WORK 
We  have done  some measurements on the  flicker noise in long channel (5-im) 
and short channel (2.4- im,  1.2-im and 0.6- im) p-MOSFET's in saturation region.  Fig. 
4.1  and Fig.  4.2 show the measured 5-J.lm  PMOS mean square drain current noise and 
input-referred voltage noise in saturation region respectively. From Fig. 4.1, we can have 
--2  Ids 
I nd  oc  La f 
where  a.  is  close to 2,  and which is  very likely to  be the Eqn.  1 (NLEV = 0).  That is 
because the drain current noise in Fig. 4.1  is proportional to the drain current, and the 2-
parallel-PMOS  (i.e.,  LI(2*W»  device  has  almost  the  same  drain  current  noise  as  the 36 
single-PMOS device (i.e., L/w), and both of  them have about 2-3 time large noise as the 
2-series-PMOS device (i.e., (2*L)/W). 
In saturation region, it can be readily shown from the above relationship that: 
2  I nd 2 




Fig. 4.2 just shows that this relationship is true, where the 2-series-PMOS device 
has  almost the same noise power as  the  2-parallel-PMOS  device.  However, the input-
referred voltage noise (Vng2) in Fig. 4.2 is also proportional to the effective gate voltage 
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Figure 4.1. Measured PMOS drain current noise versus drain current square in the 
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Figure 4.2. Measured PMOS input-referred voltage noise versus effective gate voltage in 
the saturation region. L = 5.0 ~m  W = 120 ~m  for a single PMOS device.f= 1 Hz. 
The short-channel PMOS noise measurement results are shown in Fig. 4.3 and Fig 
4.4. We cannot tell which noise model is more appropriate to match them. 
So some work could be done for the future research in the PMOS noise area: 
•  Double-check the long channel PMOS (5-~m) noise figure, and try to simulate 
the measurement results by using SPICE noise model (NLEV=O). 
•  More research on the short channel PMOS noise figure, including finding out a 
better noise model by doing some fundamental theory research and simulation. 
•  Phase noise research: inject the PMOS flicker noise into the 2-GHz CMOS LC 
oscillator using HSPICE, to see a better match effect between the simulation results and 
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Figure 4.3. Measured sub-micron PMOS drain current noise versus drain current 
square in the saturation region. L = 0.6 f..lm,  1.2 f..lm and 2.4llm.f= 1 Hz. 
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APPENDIX 44 
The following programs have been used in this research to deal with the measured 
noise data and the SPICE simulations. 
1.  MAT  LAB Program A 
This program collects the Digital Multimeter (DMM) data, which is in the form of 
voltage variation (unit, V) at the drain of the NMOS transistor in time domain, and then 
changes it to the drain current noise (A2/Hz) by doing the fast  Fourier transform (FFT). 
The  results  were plotted in  frequency  domain  ranging  from  about  0.01  Hz to  4.2  Hz. 
Then the average drain current noise at the  1.0 Hz of frequency was obtained by reading 
from the figure. There are some notes in the program to help to understand the program. 
-----------------------------
% PSD  of  nmos  l/f noise 
% data  is  taken  from  experimental  research  lab 
clear allj  close all 
load  'NI06tla7.dat'  % NMOS  data  from  Digital Multimeter 
Vout  =  nl06tla7j 
date  '4/29/99'; 
% Unit  =  V 
%  the date when  data  is  taken 
fs=26j  %  the  sampling  rate of  DMM 
gain=90j  % noise amplification ratio by  LM741 
Rload=lOOj  % load resistor 
Vnoise  =  Vout./gain;  % NMOS  drain voltage noise  (V) 
Inoise  =  (  Vnoise./Rload) j  % NMOS  drain current noise  (A) 
L  =  length(Inoise) j  % L  is also  a  window  size.  As  L  get 
% larger,  the magnitude  of  fft gets 
% closer  to  theoritical val 
%SETUP  AXIS 
f  =  fs  .*  (  O:l/L:l-l/L  )j 
f=f(1:L/2)j 
time=(O:L-l)/fsj 
% up  to  f=fs  (Hz) 
% up  to fs/2 
% unit  =  S %PSD  of  NOISE 
mag  =  (l/(L*fs»*abs(  fft(Inoise)  ) .A2;  % unit  =  A
2/Hz 
mag  =  mag(1:L/2);  % the desired mean  square 
% drain current noise 
figure(l) ;  %  two  figures  in one  page 
subplot(2,1,1); 
45 
% DMM  output in time domain  (Fig.  2.2  in the thesis) 
plot (time,Vout) ;  grid on; 
axis( [0,200,-0.024,-0.018]);  % axis  need  to adjust 
title(sprintf('%s  (%d  pts,  %s) ',L,date»; 
xlabel('Time  (S) ,);  % label  of  the  X  axis 
ylabel('DMM output  (V) ,);  % label of  the  Y  axis 
zoom  on 
subplot(2,1,2) ; 
% measured mean  square drain current noise  in 
% frquency  domain  (A
2/Hz) 
loglog(f,mag, 'r'), hold on,  grid on, 
axis([0.01,10,le-20,le-13]);  %axis  need  to adjust 
title('PSD of  NMOS  Darin Current Noise  (AA2/Hz)  at 
Vgs=2.5v') ; 
xlabel('Frequency  (Hz) '); 
ylabel('PSD of  NMOS  drain current noise  (AA2/Hz) '); 
hold on, 
loglog(f,le-16./f. Al, 'b-. '), 
zoom  on 
% l/f noise line 
gm  =  3.ge-3;  % measured when  Vgs  =  4  V  for  5-um  NMOS 
magi  =  mag./gm. A2;  % change  to  input-referred noise 
figure(2) ; 
% measured input-referred voltage noise in frequency 
% domain  (A
2/Hz) (Fig.  2.3  in the thesis) 
loglog(f,mag1, 'r'), hold on,  grid on, 
axis([0.01,10,le-14,le-7]);  %axis  need  to adjust 
title('Power spectral density  (PSD)  of  measured  NMOS 
input-referred noise.'); 
xlabel('Frequency  (Hz) '); 
ylabel(Measured  NMOS  noise  (VA2/Hz) '); 
hold on, 
loglog(f,3e-ll./f. Al, 'b-. '),  % 1/f noise line 
zoom  on 
HOLD  OFF  -----------------------------46 
The following  figures  show the DMM output  (before being amplified) and the 
measured  background  noise  for  the  automated  system.  From  Figure  A.2,  we  can 
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2. PSPICE level 7 Simulation Program for flicker noise 
This program is used to simulate the 0.6-um NMOS flicker noise by PSPICE level 
7 (BSIM 3.3). First of all, the transistor DC  characteristics, including the drain current, 
Ids,  and the transconductance,  gm,  are  matched to  the  experimental  measured data by 
adjusting the parameters in the PSPICE models,  such as the oxide thickness, TOX, and 
the intrinsic transconductance parameter, KP.  After that, the noise characteristics can be 
simulated  according  to  the  noise  experimental  results  using  the  appropriate  noise 
equation  selector (NLEV,  or NOIMOD),  flicker  noise  exponent  (AF)  and  coefficient 
(KF) in PSPICE. 
The output file of the PSPICE simulation does not directly give the mean square 
drain current noise (lnd
2
)  and the input-referred voltage noise (Vng
2
). It gives the value 
of FN (output flicker noise at the drain node, V
2/Hz). We can calculate the drain current 
noise and the input-referred voltage noise by the following: 
-2  2  FN(v
2 I Hz) 
Inti  (A  I Hz) =  Rload\Q2) 
where Rload is the drain load resistance. In our case, its value is  lOO ohms, 
and where gm can be obtained directly from the output file of  the PSPICE simulation. 
----------------------------- NMOS  Noise Simulation L=O.6um  level  7  in PSPICE  (BSIM  3.3) 
VDD  3  0  dc=5V 
VGS  1  0  dc=2V  ac=lV 
Rg  1  2  lK 
% DC  power  supply at  the drain node 
% DC,  AC  power  supply at  the gate node 
% resistive load at  the gate node Rd  3  4  100 
Cgs  2  0  100u 
% resistive load at  the drain node 
% additional  gate-source capacitance 
48 
m1  4  2  0  0  ntran 1=0.6u w=30.8u  %  NMOS  netlist 
.MODEL  ntran  NMOS  level=7  tox=95.0e-10  vto=0.7v kp=50e-06 
% main  parameters  of  DC  characteristics 
*+  nlev=3  af=l  kf=1.0e-24 
+  af=l  kf=1.0e-24  noimod=l 
% noise model  parameters 
% in  PSPICE  level  7,  the 
% default value  of  noimod  is  1 
.ac dec  100  .01  2  %  AC  analysis 
.NOISE  V(4,O)  VGS  10  %  noise analysis 
.dc  VGS  1  4  0.5  %  DC  analysis 
. probe  % write all analysis  data  to output file 
.op  %  calculate and print all dc  node 
%  voltages  and voltage  source  currents 
. END  % end of  PSPICE  simulation input file  -----------------------------
We also list all the device models and the noise models used in this thesis work 
for  the  simulation of NMOS  transistors  in Table  A.I, which  is  the  same as  Table 2.1. 
According to  our simulation and  measured results,  we  believe there  is  an  error in the 
BSIM 3.3 manual, where it refers the noise equation selector, NOIMOD = 1, to the noise 
equation,  NLEV  =  o.  We  think the  NOIMOD  =1  should refer to  the  noise  equation, 
NLEV = 2 &  3. The detailed explanation is as following: 
For example, the parameters for the 0.6-Jlm NMOS transistor used in simulation 
are: TOX = 95e-IO m, KF = 1.0e-24, L = 0.6 Jlm, W = 30.8 Jlm. 
When Vgs = 2.0 V, the simulated DC characteristics are: 
Ids = 3.2ge-3 A, gm = 4.01ge-3 Simens. 
At frequency of 1.0 Hz, the simulated drain current noise, upon setting the noise 
equation selector, NOIMOD = 1, is: Ind
2 = 2.l7Ie-I6 A
21Hz. 49 
Now let's calculate the mean square drain current noise using the noise equations 
provided in SPICE, NELV = 0 and NELV = 2 &  3: 
ForNLEV=O, 
2  KFeI,,/F  (1.0e-24)x(3.2ge-3)1  A2  -12  A2 
I  - - =2.5lxI0  -
n"  - Cox e Lejf 2 e f  - (3.63e - 3) x (0.6e - 6)2  x I Hz  Hz 
ForNLEV = 2 &  3, 
KF e  2 
2  gm 
In"  = C  W  L  fAF  ox  e  eJI  e  eJI  e 
(l.Oe- 24) x (4.01ge- 3)2  A2  A2 
__  ~  __  --'-----2.. ___  --'-__  = 2.56 x 10-16  -
(3.63e - 3) X (0.6e - 6) X (30.8e - 6) X I Hz  Hz 
So,  by comparing with these three drain  current noise values,  we  find  that the 
drain  current  noise  simulated by PSPICE  level  7  (BSIM  3.3)  with  NOIMOD  =  I  is 
almost the same as the one calculated by using NLEV =2 &  3 noise equation, and they 
are both much smaller than that one calculated from the noise equation, NLEV = O. 
In other words, NOIMOD =1  in PSPICE level 7 (BSIM 3.3) should refer to  the 
noise equation, NLEV = 2 &  3, not NLEV = o. 50 
Table A.I NMOSFET noise simulation 
Simulation  HSPICE  PSPICE 
Tools 
SPICE  Level 3  Level 3 (noise model default: 
Device  level 3  (noise model default: NLEV = 2)  NLEV=2) 
BSIM  Level 47  Level 6 (noise model default: 
model  3.2  (noise model default: NLEV = 2)  NLEV = 2) 
BSIM  Level 49  Level 7 (noise model default: 
3.3  (noise  model  default:  NLEV  =  2.  It  noimod  =  1.  It  does  not 
does not recognize "noimod".)  recognize "NLEV". ) 
- KF. I  AF 
Noise  Noise  NLEV=O:  Ind 
2  tis  = 
Cox •  LejJ 2  •  f  model 
model  Same as left 
ill  - KF.I  AF 
NLEV = 1:  Inti 
2  ds  = 
Cox •  ffi.,JI  •  Leif •  f 
SPICE 
level 3  NLEV = 2 & 3 (default): 
- KF. gm 2 
Inti 
2  = 
COX  •  ffi.,jJ  •  LejJ •  fAF 
BSIM  Same as above  Same as above 
3.2 
Noise  Same as above  noimod = I (default): 
model 
ill  - KF. I  AF 
Ind 
2  tis  (\) 
BSIM  = C  • L  2. fef 
3.3 
ox  ejJ 
noimod = 2 (2): 
Note: (1): According to our data, we believe that this expression should be NLEV=2 &3; 
(2): The noimod = 2 noise model is as following from BSIM3.3 manual: 
Noie  2  2  V,mItisMc/m  Noia + Noib. N[  + Noie. N/  + --{N  - N  )} +  • ---------''---------'--
2  0  [WL 2f ef .108  (N+2xlOI4)2 
ejJ  ejJ  [ 51 
3. HSPICE level 47 Simulation Program for flicker noise 
This  program is  used to  simulate the  O.6-um  NMOS flicker  noise by HSPICE 
level 47 (BSIM 3.2). 
As in the previous PSPICE level 7 program, first, the transistor DC characteristics 
are  matched  to  the  experimental  measured  data  by  adjusting  the  parameters  in  the 
HSPICE models.  After that, the noise characteristics can be simulated according to  the 
noise experimental results using the appropriate noise equation selector (NLEY), flicker 
noise exponent (AF) and coefficient (KF) in HSPICE. 
The output file of the HSPICE simulation also only gives the value of FN (output 
flicker noise at the drain node, y2/Hz). We can calculate the drain current noise and the 
input-referred voltage noise in the same way as in the previous section. 
----------------------------- NMOS  Noise Simulation L=O.6um  level  47  in HSPICE  (BSIM  3.2) 
VDD  3  0  dc=5V 
VGS  1  0  dc=2V  ac=lV 
Rg  1  2  1K 
Rd  3  4  100 
Cgs  2  0  lOOu 
% DC  power  supply at  the drain node 
%  DC,  AC  power  supply at  the gate node 
% resistive load at  the gate node 
% resistive load at the drain node 
% additional  gate-source capacitance 
m1  4  2  0  0  ntran  I=O.6u w=30.8u  %  NMOS  netlist 
.MODEL  ntran  NMOS  level=47  tox=95.0e-10  vto=0.7v kp=50e-06 
% main  parameters  of  DC  characteristics 
+  nlev=3  af=l  kf=1.0e-24 
.ac dec  100  .01  2 
% noise model  parameters 
% AC  analysis 
.NOISE  V(4,O)  VGS  10  % noise analysis 





% write all analysis  data  to output file 
% calculate and print all dc  node 
% voltages  and voltage  source currents 
% end of  PSPICE  simulation input file  -----------------------------52 
The  HSPICE  level  49  (BSIM  3.3)  simulation  program  is  almost  the  same  as 
HSPICE  level  47  (BSIM  3.2)  except  that  the  device  model  level  selector changes  to 
"level = 49". The PSPICE level 6 (BSIM 3.2) simulation program is  about same as that 
of the PSPICE level 7 (BSIM 3.3), which is already shown above, except that the device 
model level selector changes to "level = 6". 
As listed in Table A.1, the noise equations in HSPICE level 49, HSPICE level 47 
and PSPICE level 6 are same where the same noise equation selector (NLEV) is specified 
in the simulation program. As stated in the HSPICE manual, the BSIM 3.3  noise model 
has not been installed [31]. The PSPICE level 7 uses a different noise equation selector, 
NOIMOD. This is why only PSPICE level 7 can simulate the input-referred voltage noise 
in the NMOSFET transistor as shown in Fig. A.4, which is same as Fig. 2.10 in Section II 
of  this thesis. 
Fig.  A.3  shows the HSPICE level 49 (BSIM 3.3), HSPICE level 47 (BSIM 3.2) 
and PSPICE level 6 (BSIM 3.2) can closely simulate the measured drain current noise, 
but the PSPICE level 7 (BSIM 3.3) still gives the best simulation match. 
Fig. A.4 shows that all the three simulation tools, HSPICE level 49 (BSIM 3.3), 
HSPICE level 47 (BSIM 3.2)  and PSPICE level  6 (BSIM 3.2), predict that the input-
referred voltage noise  stays constant as  the  gate bias increases, which does  not fit  the 
measured input-referred voltage noise.  The PSPICE level 7 correctly simulates that the 
input-referred voltage noise is  proportional to the gate bias,  increasing as  the gate bias 
mcreases. 
In other words,  for NMOS transistor noise simulations,  PSPICE level  7 (BSIM 
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Figure A.4. Different SPICE models used to simulated the input-referred voltage noise 
for the 0.6-um short channel NMOS transistors in the saturation region. f = 1 Hz. 
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4.  MA  TLAB Program B 
This program is  for simulation of random-phase flicker noise in MA  TLAB. The 
details of  the simulation are explained in Section III Part A of  this thesis (pp. 22-26). 
----------------------------- % NMOS  Random-Phase  Flicker Noise  Simulation by Matlab 
clear all;  close all 
% NMOS  physical  dimension 
known  constants 
W=120e-6;  L=5e-6;  Tox=1050e-10; 
epo=8.85*10A(-12) ;kox=3.9;uo=512;  % 
AF=l;  gm=O.3e-3; 
Cox=epo*kox/Tox; 
KF=1.0e-13; 
% known  constants 
% calculate  Cox 
% assumed  KF  value 
% frequency  changes  from  10MHz  to  1000MHz  in steps  of  10MHz 
f=le7:1e7:1e9; 
% total MATLAB  simulation  time with  lOOps  sampling delay 
t=O:le-10:1e-7; 
% HSPICE  Level  2&3  l/f noise  in  NMOS 
flicker=((KF*gm. A2) ./(Cox*W*L*f.AAF)); 
Ind=flicker. AO.5; 





rand('seed',sum(100*clock)) ;  % rand  function  in MAT LAB 
% Save  data  into files  for  MS  EXCEL  use 
f1=f';  flicker1=flicker';  Iamp1=Iamp'; 
outputdata1=[f1  flicker1];  outputdata2=[f1  Iamp1]; 
save  figure1.dat  outputdata1  -aSCll 
save  figure2.dat  outputdata2  -ascii 
figure(l) 
subplot(2,2,1)  % Figure  3.1  in  the  thesis 
loglog(f, flicker, '-*');  grid on 
%title('Modeling flicker noise with KF=5.ge-13) '); 
xlabel('Frequency  log  (Hz) ,); 
ylabel('Flicker noise  (AA2/Hz) ');  zoom  on .----------------- ----------
subplot(2,2,2)  % Figure  3.2  in the  thesis 
loglog(f,Iamp, '*');  grid on 
title('Calculated amplitude of  sine waves 
when  KF  =  1.0e-13  (VA2  F) '); 
xlabel('Frequency  log  (Hz) ,); 
ylabel('Amplitude of  sine waves  (A) '); 
zoom  on 
for  i=l:length(f) 
x=rand(l) ; 
sum1(i, :)=Iamp(i)*sin(2*pi*f(i)*t(:) '+2*pi*x); 
end 
sum2=sum(sum1) ; 
subplot(2,2,3)  % Figure  3.3  in  the thesis 
plot(t,sum2);  grid on 
xlabel ( 'Time  (t)' ) 
ylabel('Sum of  Sine waves  with  random  phase  (A)  ') 
title('Sum of  sine waves  with  random  phase 
when  KF  =  1.0e-13  (VA2  F) ,); 
% Save  data  into file for  HSPICE  simulation and  EXCEL  use 
t1=t';  sum3=sum2'; 
outputdata3=[t1  sum3];· 
save  figure3.dat  outputdata3  -ascii 
% l/f noise with  random phase 
% data is  taken  from  Matlab  simulation 
load  'figure3.dat'  %CMOS  100000  data 
time=figure3(:,1) ; 
noise=figure3(:,2); 
fs=le10;  % sampling  frequency 
L1  =  length(noise);  % L  is also  a  window  size.  As  L  get 
L=1024; 
%SETUP  AXIS 
% larger magnitude  of  fft gets closer 
% to  theoritical value 
f1  =  fs.*  (  0:1/L1:1-1/L1  );  % up  to  f=fs 
a  = L/2; 
a  = round (a) ; 
f=f1(1:a);  % up  to fs/2 
mag  =  fft(noise,L);  % L  is  the size of  windows 
% Power  Spectral Density  (PSD) 
power  =  mag.*  conj (mag)  /(le10  *  L); 
power  =  power(l:a)i 
55 56 
subplot(2,2,4);  % Figure  3.4  in the thesis 
loglog(f,power, '*') 
axis([le7,le9,le-18,  1e-14]);  grid on; 
title('Power spectral density of  the  sum  of  sine waves 
with  random  phase.  The  original  KF  value  is  KF 
=  1. De -13  (V1\2  F)'); 
xlabel('frequency  log  (Hz) ,); 
ylabel('PSD of  the  Sum  (AI\2/Hz) '); 
hold on, 
loglog(f,le3./f.1\1, 'k'),  text(2e8,  1e-5,  'l/f'); 
zoom  on 
% Save  data  into file for  EXCEL  use 
f2=f';  mag1=power; 
outputdata4=[f2  mag1]; 
save figure4.dat outputdata4  -ascii 
HOLD  OFF  -----------------------------57 
5.  HSPICE Simulation Program for Phase Noise 
This  program  is  for  HSPICE  simulation  of phase  noise  effects  on  the  2-GHz 
CMOS LC oscillator. The detail information for the simulation is explained in Section III 
Part B (pp. 26-31). 
---------------------------_. 
*LC  CMOS  oscillator simulation  in  HSPICE  (with l/f noise) 
Vdd  1  0 
+  pulse(O  3  O.OOOOlu  O.OOOOlu  O.OOOOlu  5u  5.00000001u) 
Ll  3  4  3.2e-9  %  Inductance,  unit=H 
L2  3  5  3.2e-9 
Rl  4  6  6.35  %  Resistance,  unit=Ohms 
R2  5  7  6.35 
Cl  6  0  1.22e-12  IC=O  %  Capacitance,  unit=F 
C2  7  0  1.22e-12  IC=3 
Ml  6  7  0  0  N  W=400u  L=0.7u 
+NRS=0.0025  NRD=0.0025  AD=800p  PD=800p  AS=800p  PS=800p 
M2  7  6  0  0  N  W=400u  L=0.7u 
+NRS=0.0025  NRD=0.0025  AD=800p  PD=800p  AS=800p  PS=800p 
M3  3  2  1  1  P  W=800u  L=0.7u  NRS=0.00125 
+NRD=0.00125  AD=1600p  PD=1600p  AS=1600p  PS=1600p 
M4  2  2  1  1  P  W=800u  L=0.7u  NRS=0.00125 
+NRD=0.00125  AD=1600p  PD=1600p  AS=1600p  PS=1600p 
RBIAS  2  0  2000 
.model  P  pmos  level=3  ld=O.Ou  wd=0.4u  vto=-0.9  tox=200e-10 
+uo=180  nsub=2.8e16  vrnax=1.ge5  eta=0.09  theta=0.13 
+kappa=0.3  delta=0.3  xj=O.O  nfs=le12  rsh=1400  rd=O  rs=O 
+rg=O  rb=O  cgdo=1.85e-10  cgso=1.85e-10  cgbo=2.5e-10 
+cj=5.2e-4  cjsw=2.8e-10  mj=0.5  mjsw=0.33  js=le-3  fc=O 
+pb=0.9 58 
.model  N  nmos  level=3  ld=O.l5u wd=O.3u  vto=O.73  tox=200e-lO 
+uo=520  nsub=2.8el6  vrnax=l.35e5  eta=O.02  theta=O.07 
+kappa=O.l  delta=O.6  xj=O.lu  nfs=5ell  rsh=650  rd=O  rs=O 
+rg=O  rb=O  cgdo=l.85e-lO  cgso=l.85e-lO  cgbo=2.5e-lO 
+cj=3.2e-4  cjsw=2.8e-lO  mj=O.95  mjsw=O.l2  js=le-3  fc=O 
+pb=O.8 
.include flicka.dat  % this data file comes  from  last MATLAB 
.options  ACCURATE=l 
.option post 
.op 
.tran O.0048ge-lO  O.0489u 
*.print tran V(7) 
% this value is very important 
.fft v(7)  np=2048  window=harris  % fast Fourier  transform 
• END 
-----------------------------